

# T.T.L. DUAL 4-INPUT BUFFER GATES

FJH141  
FJH141A  
FJH146

Correspond to 74 Series types 7440N, 6440N

## TENTATIVE DATA

These devices are transistor-transistor logic dual 4-input buffer gates in the FJ series of integrated circuits. The FJH141 corresponds to '74 Series' type 7440N, the FJH146 corresponds to '64 Series' type 6440N.

### QUICK REFERENCE DATA

|  |            |    |
|--|------------|----|
| Supply voltage (nominal)   | 5.0        | V  |
| Fan-out (max.)   | 30         |    |
| Noise immunity (typ.)  | 1.0        | V  |
| (min.)   | 0.4        | V  |
| Operating temperature range FJH141/1A  | 0 to +70   | °C |
| FJH146   | -40 to +85 | °C |
| Propagation delay (typ.)   | 13         | ns |
| Average power dissipation<br>(50% duty cycle, $T_{amb} = 25^{\circ}\text{C}$ ) | 26.5       | mW |
| Fan-in   | 4          |    |

Unless otherwise stated data applies to individual gates



## OUTLINE

Conforms to J.E.D.E.C. TO-116 (see page 4).

FJH141 - 14-lead all plastic dual-in-line package

FJH141A - 14-lead hermetic-in-plastic dual-in-line package

FJH146 - 14-lead all plastic dual-in-line package



## LOGIC FUNCTION

The logic function of the gate is a NAND when the most positive signal voltage is a '1' and a NOR when the most positive signal voltage is a '0'. All inputs to the gate are to be 'High' in order for the output to be 'Low'. A 'Low' input to any gate input will give the output 'High'.



**DESIGN DATA (Maximum adverse operating conditions assumed)**

|   |           | Min. | Nom.   | Max. |    |
|---|-----------|------|--------|------|----|
| <b>Temperature</b>                              |           |      |        |      |    |
| Operating ambient                               | FJH141/1A | 0    | -      | 70   | °C |
|   | FJH146    | -40  | -      | 85   | °C |
| <b>Supply</b>                                   |           |      |        |      |    |
| Supply voltage                                  | FJH141/1A | 4.75 | -      | 5.25 | V  |
|   | FJH146    | 4.5  | -      | 5.5  | V  |
| Supply current (output 'Low') per gate          |           | -    | 8.6    | -    | mA |
| Supply current (output 'High') per gate         |           | -    | 2.0    | -    | mA |
| <b>Inputs</b>                                   |           |      |        |      |    |
| Voltage for 'High' input state S.N.I. = 0       |           | 2.0  | -      | -    | V  |
| S.N.I. = 0.4V                                   |           | 2.4  | -      | -    | V  |
| *Current for 'High' input state<br>(each input) |           | -    | -      | 40   | μA |
| Voltage for 'Low' input state S.N.I. = 0        |           | -    | -      | 0.8  | V  |
| S.N.I. = 0.4V                                   |           | -    | -      | 0.4  | V  |
| **Current for 'Low' input state                 |           | -    | -      | 1.6  | mA |
| <b>Outputs</b>                                  |           |      |        |      |    |
| Voltage for 'High' output state                 |           | 2.4  | -      | -    | V  |
| Output resistance in 'High' output state        |           | -    | 100    | -    | Ω  |
| Voltage for 'Low' output state                  |           | -    | -      | 0.4  | V  |
| Output resistance in 'Low' output state         |           | -    | 12     | -    | Ω  |
| Current capability at 'Low' output state        |           | -    | -      | 48   | mA |
| Fan-out   |           | -    | -      | 30   |    |
| <b>Truth Table (for two input terminals)</b>    |           |      |        |      |    |
| Input 1   | Input 2   |      | Output |      |    |
| Low   | Low       |      | High   |      |    |
| High  | Low       |      | High   |      |    |
| Low   | High      |      | High   |      |    |
| High  | High      |      | Low    |      |    |

**Performance**

|   |     |     |   |    |
|---|-----|-----|---|----|
| Signal noise immunity                                     | 0.4 | 1.0 | - | V  |
| Average propagation delay time<br>( $C_L = 15\text{pF}$ ) | -   | 13  | - | ns |

This is equivalent to a propagation delay time to the 'Low' state of 8.0ns and to the 'High' state of 18ns.

- \* The 'High' state normally corresponds to a voltage level between 2.4 and 5.25V.
- \*\*The 'Low' state normally corresponds to a voltage level between 0 and 0.4V.



# T.T.L. DUAL 4-INPUT BUFFER GATES

FJH141  
FJH141A  
FJH146

CHARACTERISTICS (Supply voltage = 5.0V,  $T_{amb} = 25^{\circ}\text{C}$ )

|                  |   | Min. | Typ. | Max. |               |
|------------------|---|------|------|------|---------------|
| $V_{TH}$ 'Low'   | Input threshold voltage for 'Low' input state ( $V_{out} = 2.4\text{V}$ , $I_{out} = -1.2\text{mA}$ )           | 0.8* | -    | -    | V             |
| $V_{TH}$ 'High'  | Input threshold voltage for 'High' input state ( $I_{out} = 48\text{mA}$ , $V_{out} = 0.4\text{V}$ )            | -    | -    | 2.0* | V             |
| $V_{out}$ 'Low'  | Output voltage for 'Low' output state ( $V_{in} = 2.0\text{V}$ , $I_{out} = 48\text{mA}$ )                      | -    | 0.23 | 0.4* | V             |
| $V_{out}$ 'High' | Output voltage for 'High' output state ( $V_{in} = 0.8\text{V}$ , $I_{out} = -1.2\text{mA}$ )                   | 2.4* | 3.0  | -    | V             |
| $I_{in}$ 'Low'   | Input current for 'Low' input state ( $V_{in} = 0.4\text{V}$ , $I_{out} = 0$ )                                  | -    | -    | 1.6* | mA            |
| $I_{in}$ 'High'  | Input current for 'High' input state (each input) ( $V_{in} = 2.4\text{V}$ , $I_{out} = 0$ , other inputs = 0V) | -    | -    | 40*  | $\mu\text{A}$ |
| $I_{out}$ 'High' | Leakage current into the 'High' state output at $V_{out} = 6.7\text{V}$ ( $V_{in} = 0$ )                        | -    | -    | 300  | $\mu\text{A}$ |
| $I_{out}$ s/c    | Short circuit output current for 'High' output state ( $V_{in} = 0$ , o/p grounded)                             | 18*  | -    | 70*  | mA            |
| $t_{pd0}$        | Propagation delay time to logical '0' level (Fan-out = 30, $C_L = 15\text{pF}$ )                                | -    | 8.0  | 15   | ns            |
| $t_{pd1}$        | Propagation delay time to logical '1' level (Fan-out = 30, $C_L = 15\text{pF}$ )                                | -    | 18   | 29   | ns            |

\*These are the characteristics which are recommended for acceptance testing purposes.

## NOTE

$C_L$  = Total capacitance of driven gates including wiring capacitance.



## RATINGS

Limiting values of operation according to the absolute maximum system.

### Electrical


|   |      |   |
|---|------|---|
| Maximum positive supply voltage (pin 14)  | 7.0  | V |
| Maximum continuous input voltage<br>(pins 1, 2, 4, 5, 9, 10, 12, 13)  | 5.5  | V |
| Maximum continuous voltage applied to output<br>(applied through $R_L \geq 270\Omega$ ) (Pins 6, 8)             | 7.0  | V |
| Maximum negative transient input voltage<br>( $t_p = 20\text{ns}$ , $f = 5.0\text{MHz}$ , $R_s \geq 75\Omega$ ) | -2.0 | V |

### Temperature

|                                     |            |                    |
|-------------------------------------|------------|--------------------|
| $T_{stg}$ min.                      | -65        | $^{\circ}\text{C}$ |
| $T_{stg}$ max.                      | 150        | $^{\circ}\text{C}$ |
| $T_{amb}$ operating range FJH141/1A | 0 to +70   | $^{\circ}\text{C}$ |
| $T_{amb}$ operating range FJH146    | -40 to +85 | $^{\circ}\text{C}$ |

## OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-116



### PINNING

1. Input gate 1
2. Input gate 1
3. N.C.
4. Input gate 1
5. Input gate 1
6. Output gate 1
7. Common
8. Output gate 2
9. Input gate 2
10. Input gate 2
11. N.C.
12. Input gate 2
13. Input gate 2
14. Supply voltage


For detailed dimensions see General Explanatory Notes

For Handling Notes see General Explanatory Notes

**T.T.L. DUAL  
4-INPUT BUFFER GATES**

**FJH141  
FJH141A  
FJH146**

EQUIVALENT CIRCUIT (Individual gates)



LOGIC DIAGRAM

